

07/28/99  
Jc649 U.S. PTO

PATENT

Docket No. 2369/23

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

ASSISTANT COMMISSIONER  
FOR PATENTS  
Washington, DC 20231

Jc594 U.S. PTO  
09/362200  
07/28/99

SIR:

Transmitted herewith for filing under 37 C.F.R. § 1.53 is the patent application of

Inventors : Kazuo NAKAZATO et al.  
Serial No. : (Cont. Of 08/958,845)  
Filed : (Herewith)  
For : MEMORY DEVICE

Enclosed are:

1. 37 sheets of specification, 5 sheets of claims, and one sheet of abstract;
2. 22 sheets of drawings;
3. Declaration/Power of Attorney
4. Charge Deposit Account for \$1,030.00 to cover the fee under 37 C.F.R. 1.16(a), (b) and (c).
5. Information Disclosure Statement, form PTO-1449.

The filing fee has been calculated as shown below:


For	No. Filed	No. Extra	Rate	Fee
Basic Fee .....				\$760.00
Total Claims .....	22 - 20 =	2	\$ 18.00	\$ 36.00
Independent Claims ..	6 - 3 =	3	\$ 78.00	\$234.00
Mult. Dep. Claims .....				\$ -0-
TOTAL FEE .....				<u>\$1,030.00</u>

The Commissioner is hereby authorized to charge payment of the total fee of \$1,030.00 and any additional fees associated with this communication or credit any overpayment to Deposit Account No. 11-0600.

The Commissioner is further authorized to charge payment of any patent application processing fees under 37 C.F.R. §1.17 or any filing fees under 37 C.F.R. §1.16 for presentation of extra claims during the pendency of this application or credit any overpayment to Deposit Account No. 11-0600. A copy of this sheet is enclosed for that purpose.

Respectfully submitted,

KENYON & KENYON

  
\_\_\_\_\_  
John C. Altmiller  
(Reg. No. 25,951)

Dated: 28 July 1999

1500 K Street, N.W., Suite 700  
Washington, DC 20005

Tel: (202) 220-4200  
Fax: (202) 220-4201

197117\2369/23

666220-00229650

## Memory Device

### Field of the invention

This invention relates to a memory device capable of very large scale integration to  
5 provide a memory cell array.

### Background

In conventional semiconductor memories, one bit of information is represented by  
electrons stored in a static capacitor in each memory cell. The binary number "1" is  
10 represented by a deficit of N electrons and "0" is represented by a neutral charge state.

In a typical 16 Mbit dynamic random access memory (DRAM), the number of  
electrons N is around 800,000. In order to increase the memory capacity, the  
individual memory cells need to be made smaller, but this cannot be achieved simply  
by scaling down the conventional memory cell because there is a lower limit to the  
15 value of N. The number of electrons N is limited by the need to accommodate  
leakage current from the cell, internal noise and the effect of incident alpha particles,  
and these factors do not reduce commensurately with a reduction in the area of the  
memory cell. It can be estimated that N must be in excess of 130,000 in a 16 Gbit  
DRAM i.e a factor of approximately 6 times less than for a 16 Mbit DRAM.

20 However, the cell size required for a 16 Gbit DRAM needs to reduce by the factor of  
three orders of magnitude as compared with a 16 Mbit DRAM and consequently, the  
reduced cell size cannot accommodate the number of electrons required for  
satisfactory operation. In an attempt to maintain the value of N sufficiently large,  
three dimensional capacitors with trench or stacked structures, together with high  
25 dielectric capacitor films have been investigated but the resulting proposed structures  
and fabrication processes become extremely complicated. Furthermore, the power  
consumption increases significantly because the relatively large number N of  
electrons in the cells need to be refreshed within a storage time which tends to  
become shorter as the scale of the device is miniaturised.

Another type of memory device is known as a flash memory, which exhibits non-volatile characteristics. In such a device, approximately  $10^5$  electrons are injected into a floating gate through a tunnelling barrier, typically formed of  $\text{SiO}_2$  with a thickness of the order of 10nm. The stored charge produces a field which influences current flow in a source-drain path. Charge is either written to or erased from the floating gate by application of an electric field through a control gate. A relatively high electric field is applied during the erase and write cycles and as a result the  $\text{SiO}_2$  film is degraded, limiting the life of the memory to a predetermined number of erase/write cycles, typically of the order of  $10^5$  cycles. Furthermore, the erase/write times are typically several milliseconds, four orders of magnitude slower than that of a conventional DRAM. Such poor performance limits the application of flash memory devices.

Hitherto, alternative approaches have been proposed to provide memory devices which operate with small, precise numbers of electrons, known as single electron memory devices. A single electron memory device is described in our PCT/GB93/02581 (WO-A-94/15340). A precise number of electrons enter or leave a memory node through a multiple tunnel junction under the control of applied gate voltages and the electron state at the memory node is detected by means of an electrometer. However, a disadvantage of the device is that a significant amount of circuitry is required for each memory node and the device currently operates only at low temperature, below the liquid helium temperature of 4.2K. Another single electron memory device has been proposed and demonstrated by K. Yano, T. Ishii, T. Hashimoto, T. Kobayasi, F. Murai and K. Seki in IEEE Transactions on Electron Devices, September 1994, Vol. 41, No. 9, pp. 1628-1638, and by K. Yano, T. Ishii, T. Sano, T. Mine, F. Murai and K. Seki in 1996 IEEE International Solid-State Circuits Conference, 1996, FP 16.4, p. 266. The device utilises a polycrystalline film extending between a source and drain, to which a gate voltage is applied. A small number of electrons is stored in the granular structure of the polycrystalline silicon film. The memory size is relatively small as compared with the structure in

PCT/GB93/02581 *supra* and is operable at room temperature. Furthermore, the memory shows several advantages as compared with conventional flash memory, with a faster erase/write time due to the small number of stored electrons, and the operational lifetime is improved because low-voltage tunnel injection is utilised rather than high-field electron injection. However, the time to read stored information is relatively long, of the order of several microseconds, because the resistance between the source and drain needs to be sufficiently high to ensure long storage time of electrons in the grains.

Another structure is described by S. Tiwari, F. Rana, H. Hanafi, A. Hartstein, E. F. Crabbe and K. Chan in Applied Physics Letters, 4 March 1996, Vol 68, No. 10, pp. 1377-1379, by S. Tiwari, F. Rana, K. Chan, L. Shi and H. Hanafi in Applied Physics Letters, 26 August 1996, Vol 69, No. 9, pp. 1232-1234, and H. I. Hanafi, S. Tiwari and I. Khan in IEEE Transactions on Electron Devices, 9 September 1996, Vol 43, No. 9, pp 1553-1558. This memory device utilises silicon-crystals that underlie the gate of a transistor device. Electrons are injected into the silicon nano-crystals, which are 5nm in dimension, from the silicon substrate through a thin tunnelling oxide layer of the order of 1.1-1.8 nm thickness. Stored electrons shift the threshold voltage of the transistor. The time to read stored information is relatively short, of the order of several tens of nanoseconds, because the transistor channel has a high electron mobility. The endurance cycle for writing and erasing information is significantly improved relative to a conventional flash memory device. However, the erase time is unsatisfactorily long, of the order of several milliseconds because the conduction band alignment is unfavourable for electrons to tunnel from the nano-crystals into the bulk silicon.

Another memory device which operates according to the principles of flash memory is disclosed in Electrically-Alterable Memory Using a Dual Electron Injector Structure, D. J. DiMaria, K. M. DeMeyer and D. W. Dong, IEEE Electron Device Letters, Vol. EDL-1, No. 9, September 1980, pp.179-181. In this device, the conductivity of the source/drain path is controlled by charge written or erased from a

floating gate through a tunnelling barrier from a gate electrode. However, disadvantages of this device are that it has a slow writing/erasing time, of the order of milliseconds, and that the life of the tunnel barrier is limited because Fowler-Nordheim high field injection is used as in a conventional flash memory. A similar  
5 device is described in US Patent No 3 878 549 to S. Yamazaki

### Summary of the invention

With a view to overcoming these problems and disadvantages the invention provides a memory device comprising a path for charge carriers, a node for storing charge to  
10 produce a field which alters the conductivity of the path, and a tunnel barrier configuration through which charge carriers tunnel in response to a given voltage so as to become stored on the node, the tunnel barrier configuration exhibiting an energy band profile that comprises a dimensionally relatively wide barrier component with a relatively low barrier height, and at least one dimensionally  
15 relatively narrow barrier component with a relatively high barrier height.

The invention permits the writing, reading and erasing times for the memory device all to be optimised.

20 The relatively wide barrier component of the energy band profile acts as a barrier for long term storage of charge on the node. The wide barrier component can be raised and lowered selectively so that charge can then tunnel through the relatively narrow barrier component so as to be written onto or erased from the node.

25 The component of the energy band profile that has a relatively high barrier height may be provided by an element with a width of 3nm or less. A plurality of the relatively high barrier components may be included and may conveniently provide a multiple tunnel junction configuration.

30 The barrier configuration may be fabricated in a number of different ways. It may include alternate layers of relatively electrically conductive and insulating material, in

which the layers collectively provide the relatively wide, low barrier height component of the energy band profile, and the individual insulating layers provide the relatively high barrier components. The alternate layers may comprise polysilicon and silicon nitride respectively although other materials may be used.

5

Alternatively, the barrier configuration may comprise a Schottky barrier configuration with alternate layers of electrically conductive material and semiconductor material.

10 The charge storage node may comprise a layer of electrically conductive material between the barrier configuration and the path. The node may comprise a plurality of conductive islands. In an alternative arrangement, the islands are distributed in the barrier configuration and may give rise to the relatively low barrier components of the energy band profile by virtue of their charging energy. The islands may have a  
15 diameter of 5nm or less. They may be arranged in layers separated by insulating material.

The islands may be formed in a number of different ways. They may comprise nanocrystals of semiconductor material. Alternatively they may be formed of metal, for  
20 example by sputtering, so as to distribute them in an insulating metallic oxide. Alternatively, the islands may comprise particles deposited from a liquid suspension of metal or semiconductor particles.

The tunnel barrier configuration may be disposed between the path and a control  
25 electrode so that by changing the voltage on the control electrode, the amount of charge that tunnels to the charge storage node can be controlled. In another configuration according to the invention, a gate electrode is provided to apply an additional field to the charge barrier configuration in order to control charge tunnelling to the node.

30

The amount of charge that can be stored at the node may be limited by the Coulomb blockade effect, to a discrete number of electrons.

5 In use, the tunnel barrier configuration exhibits a blocking voltage range in which charge carrier tunnelling to the node is blocked, and control means may be provided to increase and decrease the blocking voltage range to control the amount of charge stored in the node. The amount of charge that can be stored at the node may be limited to a plurality of discrete electron states. The control means may be operative to raise and lower the blocking voltage range so as to permit only a selected one of  
10 the states to exist at the node.

Alternatively, the control means may be operative to vary the width of the voltage blocking range.

15 The memory device according to the invention is suited to be manufactured as a plurality of memory cells in an array of rows and columns in a common substrate.

Data may be selectively read from each cell individually, and new data may be written to the cell or the stored data may be refreshed. The memory cell array may  
20 include sensing lines for detecting current flowing in the paths of respective columns of the memory cells, word lines, data lines for controlling the barrier configurations of the memory cells of a respective column thereof, a precharge circuit for precharging the sensing lines, the sensing lines taking up a charge level dependent upon the stored charge at the charge storage node of a particular one of the cells in a  
25 column thereof read in response to a read voltage applied to a corresponding word line, a read/write circuit for transferring the voltage level of the sensing line to the corresponding word line for the column, a data output responsive to the voltage level on the data line for providing output data corresponding to the stored data in the read cell, and data refreshing means for applying a write voltage to the word line of the  
30 read cell such that data corresponding to the voltage level on the data line is written back into the previously read cell. The array may also include means for changing the



level of voltage on the data line after operation of the read/write circuit in response to input data to be written into the cell, such that the input data is written to the cell.

Peripheral circuits for the array may<sup>be</sup> formed on a common substrate with the memory cells, and the source and drains of transistors in the peripheral circuits may be formed by the same process steps that are used to form source and drain regions in the cells of the array.

The invention also includes a method of fabricating a memory device which includes a path for charge carriers, a node for storing charge that alters the conductivity of the path, and a tunnel barrier configuration through which charge carriers tunnel in response to a given voltage so as to become stored on the node, the method including forming the tunnel barrier configuration such that it exhibits an energy band profile that comprises a dimensionally relatively wide barrier component with a relatively low barrier height, and at least one dimensionally relatively narrow barrier component with a relatively high barrier height.

#### Brief description of the drawings

In order that the invention may be more fully understood, embodiments thereof will now be described by way of example with reference to the accompanying drawings, in which:

- Figure 1 is a schematic diagram of a first type of memory device in accordance with the invention;
- Figure 2 is a graph of the current:voltage characteristics of the barrier structure 2 shown in Figure 1;
- Figure 3 is a schematic circuit diagram of an array of the memory devices shown in Figure 1;
- Figure 4 is a schematic plan view of the structural configuration of the memory array circuit shown in Figure 3;

Figure 5 is a cross sectional view taken along the line A-A' of Figure 4, through memory cell  $M_{11}$ ;

Figure 6 is a section through the cell  $M_{11}$  of Figure 4, taken along line B-B';

Figure 7 illustrates a method of reading and writing data to an individual cell of the memory array;

Figure 8 is a graph of the voltage  $V$  of the memory node 1 of the memory device plotted against the voltage  $V_{SY}$ , at the source and drain of the device during the writing of a binary "0" (Figures 8a-d) and the writing of a binary "1" (Figures 8e-h);

Figure 9 is a graph of the drain-source current  $I_{SY}$  plotted against control gate voltage  $V_X$  for a binary "1" and a "0" stored on the memory node 1;

Figure 10 is a more detailed sectional view of the barrier structure 2 of the memory device;

Figure 11a illustrates the conduction energy band diagram for the barrier configuration 2 when charge carriers are stored on the memory node 1;

Figure 11b illustrates a corresponding energy band diagram when charge carriers are written onto the node 1 by tunnelling from the control electrode terminal X;

Figures 12a-f are cross sectional views corresponding to the line A-A' in Figure 4, illustrating the various fabrication steps for manufacturing the memory device;

Figure 13 is a schematic cross section of a Schottky barrier configuration that can alternatively be used in the memory device;

Figure 14 is a schematic cross section of an alternative barrier structure that includes nanometre scale conductive islands, for a third embodiment of memory device in accordance with the invention;

Figure 15 illustrates a series of fabrication steps for producing a memory device in accordance with the invention in which nanometre scale silicon crystals are distributed throughout a  $\text{SiO}_2$ ;

Figures 16a-f illustrate process steps for forming an alternative embodiment in which the barrier configuration includes nanometre scale gold particles deposited from a colloidal solution;

Figure 17 is a schematic diagram of a second type of memory device in accordance with the invention;

Figures 18a and 18b are graphs of the current  $I$  through the barrier structure 2 of Figure 17 as a function of the voltage  $V_Y$  applied to terminal  $Y$  in the presence ("on" state) of a voltage applied to terminal  $X$  and the absence of such a voltage ("off" state);

Figure 19 is an enlarged schematic cross section through the barrier structure shown in Figure 17;

Figure 20 is a conduction band energy diagram for the barrier structure shown in Figure 19;

Figure 21 is a schematic plan view of a memory cell array, incorporating memory devices of the second type shown in Figure 17;

Figure 22 is a cross sectional view taken along the line A-A' of Figure 21;

Figure 23 is a cross sectional view taken along the line B-B' of Figure 21;

Figure 24 is a schematic circuit diagram of the memory cell configuration shown in

Figures 21, 22 and 23, together with on-chip drivers and other peripheral devices;

Figure 25 is a waveform diagram illustrating a process for reading information from the memory cell  $M_{11}$ ;

Figure 26 is a waveform diagram illustrating a process for writing data to the memory cell  $M_{11}$ ;

Figures 27a-e illustrate process steps for manufacturing the memory device shown in Figures 21 to 23;

Figure 28 is a schematic cross section of a modification to the memory device;

Figure 29 is a schematic cross section of a further modification to the device;

Figure 30 is a schematic cross section through an alternative barrier structure for use in the second type of memory device according to the invention;

Figure 31 is a conduction energy band diagram corresponding to the barrier structure shown in Figure 30; and

Figure 32 is a schematic cross section through a third type of memory device in accordance with the invention.

## Detailed description

In the following description, the embodiments of memory device according to the invention can be categorised into three different types:

### 5 Type 1

The general configuration of the first type of memory device according to the invention is shown in Figure 1. A memory node 1 and a barrier structure 2 are integrated within a control electrode of a field effect transistor having source and drain connections S, Y and a control electrode connection X. When information is  
10 stored, charge carriers tunnel through the barrier structure 2, to the memory node 1 and the device acts as a storage capacitor, so that the charge is held on the node 1. In order to read information, the conductivity of the source/drain path S, Y is monitored and is changed between relatively high and low conductivity conditions depending on the level of charge stored on the memory node 1.

15 The current-voltage characteristic of the barrier structure 2 is shown in Figure 2 where  $V$  is the memory node voltage. Electron flow  $I$  through the barrier structure from the connection X is strongly suppressed in a blocking region  $V_B$  which extends between upper and lower threshold voltages  $\pm V_C$ . However, outside of this voltage blocking range, charge carriers can tunnel to or from the memory node 1 through the  
20 barrier structure, depending on the polarity of a bias voltage  $V_X$  applied to the connection X. The barrier structure can be considered as a multiple tunnel junction in which two or more tunnel junctions are connected in series.

25 The memory device shown in Figure 1 can be used as a memory cell in an array of such devices, arranged in rows and columns as shown in Figure 3, with associated word lines  $X_1, X_2$  etc and bit lines  $S_1, Y_1; S_2, Y_2$  etc. The array thus includes memory cells  $M_{mn}$ , where  $m$  and  $n$  represent the row and column numbers respectively.

### First embodiment

The structure of a first embodiment of memory cell  $M_{mn}$  will now be described with reference to Figures 4, 5, and 6 in which Figure 4 is a plan view of the cell array, and Figures 5 and 6 are transverse sections taken along the lines A-A' and B-B' of Figure 4 respectively of cell  $M_{11}$ .

Referring to Figure 5, the device is formed in a substrate 3 which in this example comprises a p-type semiconductor substrate in which a conductive path 4 extends between  $n^+$  source and drain regions 5, 6. A  $\text{SiO}_2$  insulator region 7 isolates the cell from the next cell in the array. The substrate is overlaid by an insulating  $\text{SiO}_2$  layer 8. The memory node 1 and overlying tunnel barrier configuration 2 are formed in a region surrounded by the layer 8. A conductive control electrode 9 overlies the tunnel barrier configuration 2. The control electrode 9 forms word line  $X_1$  which extends along a row of the array. The source and drain regions 5, 6 form bit lines  $S_1$ ,  $Y_1$  which extend along a column of the array shown in Figure 4. It will be understood that other cells in the array have corresponding word and bit lines.

The memory node 1 consists of nanometre scale dots or grains which limit the number of electrons that can be stored by charging through the barrier configuration 2 so as to provide for a uniform field laterally across the node.

A process of selectively writing and reading data for the memory cell  $M_{11}$  will now be described with reference to Figures 7 and 8. In this process, the word line  $X_1$  and the bit lines  $S_1$ ,  $Y_1$  associated with the memory cell  $M_{11}$  are activated and the other word and bit lines are grounded. When information is written into  $M_{11}$ , a voltage pulse waveform with positive peak  $V_X^{(w)}$  and negative peak  $-V_X^{(w)}$  is applied to the word line  $X_1$ . When "0" is written, a positive voltage pulse with a height  $V_Y^{(w)}$  is applied to the bit lines  $Y_1$  and  $S_1$ . On the other hand, when a "1" is written, a

voltage pulse with a peak voltage  $-V_Y^{(w)}$  is applied to the bit lines  $Y_1$  and  $S_1$ . A requirement of these pulses is that they must overlap for a time  $T$ . In this example,  $V_X^{(w)} = 1.2V$ ,  $V_Y^{(w)} = 1.8V$ , and  $T = 10$  nsec.

5 Referring to Figure 8, the number of electrons that can exist at the memory node 1 is limited by the extent of the voltage blocking region of the tunnel barrier configuration 2. Thus, the voltage at the node cannot exceed  $\pm V_C$ . In Figure 8(a), a binary data bit "1" is represented by a positively charged state 11 (a shortage of electrons) on the memory node 1, whereas a "0" is represented by a negatively charged state 12 (an excess of electrons) on the node 1. In this example, the memory node voltages in the "1" and "0" states are  $+0.4V$  and  $-0.4V$  respectively. The process  
10 to write a "0" onto the node 1 will now be described with reference to Figures 8(a) - (d) where  $V_{SY} = V_S = V_Y$  and black dots represent the final electron state which occurs in each step. When, as shown in Figure 8(a), a positive voltage  $V_Y^{(w)}$  ( $1.8V$ ) is  
15 applied on the bit lines  $S_1$  and  $Y_1$ , the two states 11 and 12 move to point 13 ( $1.6V$ ) and point 14 ( $0.8V$ ) respectively, along a line of constant electron number on the memory node, such that

$$V = (C_g/C_\Sigma) V_{SY} + V_0 \quad (1)$$

20 where  $C_\Sigma$  is the total capacitance on the memory node,  $C_g$  is the capacitance between the memory node and the terminals  $Y_1$  and  $S_1$ , and  $V_0$  is the memory node voltage when  $V_{SY} = 0$  ( $-C_\Sigma V_0/q$  is the number of excess electrons on the memory node, where  $q$  is the elementary charge). In the present embodiment,  $C_\Sigma/C_g = 1.5$ .

25 When a negative voltage  $-V_X^{(w)}$  ( $-1.2V$ ) is applied on the word line  $X_1$  as shown in Figure 12b, the blocked region  $V_B$  shifts as shown, and the state 13 moves to state 14 because the state 13 is outside the blocked region and cannot exist there.

When positive voltage  $V_X^{(w)}$  (1.2V) is applied on the word line  $X_1$  as shown in Figure 12c, this state is retained. The word line and bit lines are then grounded as shown in Figure 12d and the state 14 moves to the "0" state 12 along a line of constant electron number on the memory node 1.

It is to be noted that any electron state between the "0" and "1" states 11, 12 is refreshed by the process to become a "0" state. The corresponding process for writing a "1" state 11 is shown in Figures 8e-h. In this sequence, any state between the "0" and "1" state is changed to a refreshed "1" state.

It will be seen that the writing process requires simultaneous write waveforms to be applied to the bit lines and word line associated with a particular memory cell. Thus, the memory cells can be addressed individually. During the writing process, the blocked region is shifted sequentially up and down so as to force the electron states at the node to adopt either a "1" or a "0" value selectively. However, if a write signal is applied to the word line  $X_1$  but not to the bit lines  $S_1$  and  $Y_1$ , or write signals are applied to the bit lines but not the word line, no writing will take place and the existing states on the node 1 will be retained.

To read the stored information, a positive gate voltage  $V_X^{(r)}$  is applied on the word line  $X_1$  and the current  $I_{SY}$  between  $S_1$  and  $Y_1$  is detected. As shown in Figure 9, the threshold voltage of the transistor is given by  $V_T$  when the memory node 1 is negatively charged ("0"), and by  $V_T - \Delta V_T$  when the memory node is positively charged ("1"). These threshold voltages  $V_T$  and  $V_T - \Delta V_T$ , are positive, so that no electric current flows between S and Y in unselected memory cells ( $V_X=0$ ). The gate voltage  $V_X^{(r)}$  at selected word line is chosen between  $V_T - V_T$  and  $\Delta V_T$ . Thus  $I_{SY} > 0$  for "1" and  $I_{SY} = 0$  for "0". Thus, a current detector (not shown) can be used to detect the current flowing between the bit lines  $S_1$ ,  $Y_1$  (and other corresponding

pairs of bit lines in the array) when the gate voltage  $V_X^{(r)}$  is applied to the word line  $X_1$ . In order to read data from the entire memory array, the process is repeated for the other word lines  $X$  of the array sequentially. In the present embodiment,  $V_X^{(r)} = 0.8V$ ,  $V_T - \Delta V_T = 0.4V$  and  $V_T = 1.2V$ . In accordance with the invention, the tunnel barrier configuration 2 gives rise to improved storage times and read/write performance. The storage time of the node 1 is determined by the ability of the tunnel barrier configuration 2 to suppress electron flow in the blocked region  $V_B$  of the current-voltage characteristic shown in Figure 2. The storage time  $t_s$  is approximately given by

$$t_s = t_w \exp(-qV_C/kT) \quad (2)$$

where  $k$  is the Boltzmann constant,  $T$  is the absolute temperature,  $q$  is the elementary charge, and  $t_w$  is the write time. If it is desired, for example, to provide a storage time  $t_s$  of ten years and  $t_w$  ten nanoseconds,  $V_C$  must be larger than 1V for operation at room temperatures. If the single electron charging effect were to be used, this would require the barrier structure 2 to be formed of metallic particles of a size of less than 1nm which cannot be readily achieved with present day fabrication technologies.

A method by which an enhanced blocking voltage  $V_C$  can be achieved, is to use a band bending effect for the charge barrier configuration 2, which has been discussed in respect of a multiple tunnel junction *per se* by K. Nakazato and H. Ahmed in Applied Physics Letters, 5 June 1995, Vol. 66, No. 23, pp. 3170-3172. The characteristics required for the tunnel junction for the storing and write cycles can be considered separately. For the storing cycle, the height and width of the tunnel junction can be denoted by  $\phi_s$  and  $d_s$  respectively, and  $\phi_w$  and  $d_w$  for the write cycle. To retain the stored information for longer than 10 years, the barrier height  $\phi_s$  should be higher than 1.8eV to suppress thermally activated Pool-Frenkel emission current and the tunnel barrier thickness  $d_s$  should be thicker than  $8nm \times \{\phi_s(eV)\}^{-1}$



1/2 in order to control tunnel leakage current. However to obtain a short write time of for example 10 nanoseconds, the width  $d_w$  of the tunnel barrier should be less than  $2\text{nm} \times \{\phi_w(\text{eV})\}^{-1/2}$  where  $\phi_w$  is the barrier height for write cycle.

5 A barrier configuration 2 which can satisfy these criteria is shown in Figure 10 and comprises a multiple tunnel barrier consisting of layers 15, 16 of insulating and non-insulating material respectively. In this example, the insulating layers 15 comprise 1-3nm thickness  $\text{Si}_3\text{N}_4$  and the non-insulating layers 16 comprise polysilicon of 3-10nm thickness.

10

The resulting conduction energy band diagram for the barrier configuration 2 shown in Figure 10, is illustrated in Figure 11 and comprises a first relatively wide barrier component 17, with a width  $B_{w1}$  corresponding to the combined width of all of the layers 15, 16 that make up the barrier configuration 2. Additionally, the insulating  
15 layers 15 each give rise to a respective relatively narrow barrier component 18a, b etc each having a width  $B_{w2}$  spaced apart from one another by virtue of the depletion regions that in use are formed in the polysilicon layers 16. The relatively wide barrier component 17 has a relatively low barrier height  $B_{h1}$  whereas the barrier components 18a, b etc provide much higher barriers  $B_{h2a}$ ,  $B_{h2b}$ .

20

The two components 17,18 of the barrier perform different roles. The narrow and high barrier components 18 act as tunnel barriers which suppress co-tunnelling effects, namely spontaneous tunnelling through two or more tunnel barriers by a quantum mechanical effect, so that electrons move through only one barrier 18 at a  
25 time and stay for a period of time in the region between them. During the stay, the electrons are scattered inelastically towards a local equilibrium state governed by the energy of the wide barrier component 17. Thus, electron transport is strongly affected by the wide barrier component 17. The width and height of the high, narrow barrier components 18 cannot be changed by external biases because they are

determined by the materials which make up the barrier configuration 2. However, the wide, low barrier 17 component can be modulated by the external biases.

Figure 11a illustrates the band diagram in the absence of an applied voltage  $V_X$ . It will be seen that when no voltage is applied to the control electrode 9, electron 20 on the charge storage node 1 needs to tunnel through the entire width of the relatively wide barrier component 17 if leakage from the node 1 is to occur, with the result that charge leakage is strongly inhibited. However, when a voltage is applied to the electrode 9 the conduction energy band diagram for the barrier 2 changes to the configuration shown in Figure 11b from which it can be seen that the applied voltage causes the relatively wide barrier component 17 to form a downwardly inclined slope towards the charge storage node 1 with the result that an electron 20 needs only to tunnel through the relatively narrow barrier components 18 in order to reach the storage node. Thus, the barrier configuration provides a relatively wide barrier component 17 for long term storage of the electrons on the node 1, without the requirement for extremely high voltages applied to the electrode 9 in order to cause electrons to tunnel to the node 1 during the write process.

In the layers 16, the grains of polysilicon have a diameter which is nearly as large as the thickness dimension. The grain size in the memory node 1 can be larger than that of the layers 16 with the result that the electrons can be stored stably on the memory node 1 to provide reliable operation. In the arrangement of Figure 10, the memory node 1 has a thickness of 5-30nm and is formed of polysilicon. In a modification, the node 1 may be doped in order to improve stability of the electron states at the node. From the foregoing, it will be seen that when information is stored, the polysilicon layers 17 form depletion regions and thus increase  $d_s$  whereas in the write process, the layers 16 do not act as barriers and instead, the arrangement provides a potential gradient which accelerates electrons towards the node 1 from the electrode 9, which promotes rapid writing of electrons onto the node.

An example of fabrication of the device will now be described in more detail with reference to Figure 12. A p-type silicon wafer with a resistivity of  $10\Omega\text{cm}$  is used for the substrate 3. Initially, the isolation region 7 is formed, of insulating  $\text{SiO}_2$  with a thickness of 500nm. After forming the isolation region 7, a gate oxide film 21 of thickness 10nm is grown by thermal oxidation on the top of the p-type silicon substrate 3. The layer which is to form the memory node 1 is then deposited. The layer 1 comprises n-type Si deposited to a thickness of 10nm having its surface converted to silicon nitride in an atmosphere of  $\text{NH}_3$  at a temperature of  $900^\circ\text{C}$ . The thickness of the resulting silicon nitride is self-limited to 2nm. This corresponds to the nitride layer 15a shown in Figure 10. Then, a layer of non-doped silicon is deposited to a thickness of 5nm so as to form an overlying layer 16a (Figure 10), which is then subject to nitridation to form the next 2nm thick silicon nitride layer 15b. The process is repeated a number of times in order to build up the barrier structure 2.

Then an n-type doped silicon film 22 of thickness 20nm is deposited over the barrier structure layers 2. A  $\text{SiO}_2$  film 23 is deposited on the film 22 to a thickness of 20nm, by a chemical vapour deposition (CVD) method.

The various layers of silicon film are deposited in an amorphous state but are converted to polycrystalline silicon during the nitridation and the densifying process of the CVD deposited  $\text{SiO}_2$  layer 23. The top  $\text{SiO}_2$  film 23 is then patterned by conventional lithography techniques and reactive ion etching in an atmosphere of  $\text{CHF}_3$  and argon gas.

Then using the patterned  $\text{SiO}_2$  layer 23 as a mask, the polysilicon and silicon nitride layers 22, 2 and 1 are etched by reactive ion etching using  $\text{CF}_4$  in order to produce a gate configuration 24 as shown in Figure 12b. The gate configuration 24 typically has a length  $l$  of  $0.15\text{ }\mu\text{m}$ .

The wafer is then oxidised to form an outer layer 25 of 30nm thermal SiO<sub>2</sub> as shown in Figure 12c. Then, the source and drain regions 5, 6 are formed by ion implantation with arsenic ions.

5 Then, as shown in Figure 12d, a 100nm SiO<sub>2</sub> film 26 is deposited, which is covered by a layer of optical photoresist 27 that is applied in sufficient thickness to obtain a flat upper surface, of thickness 1500nm in this example. The photoresist 27 is then etched back until the top of the SiO<sub>2</sub> layer 26 protrudes through the surface. The etching is carried out by a sputtering method in an O<sub>2</sub> atmosphere. The resulting  
10 configuration is shown in Figure 12e.

The top 26a of the SiO<sub>2</sub> film 26 is removed by reactive ion etching in an atmosphere of WF<sub>6</sub> gas until the top of the polysilicon film 22 is exposed, as shown in Figure 12f.

15 After removal of the optical photoresist 27, metal is deposited on the resulting surface and patterned by conventional lithography techniques in order to provide the control electrode 9 which forms the word line X<sub>1</sub> described previously.

It will be appreciated that the memory device may be modified in a number of ways.  
20 For example, the thickness of the electrically conductive layers 15 may be different from the described value of 5nm and generally, a thickness of 10nm or less would be satisfactory. The thickness of the insulating layers 16 may be modified from the previously described value of 2nm, so as to be in the range of 3nm or less, so as to produce satisfactory narrow, high barrier components 18, although the described  
25 fabrication process results in a tight control of the thickness of each layer 16 so that it becomes of the order of 2nm. Also, the number of sets of the layers 15, 16 may be varied from the described example of seven, as long as there are sufficient numbers to produce a satisfactory wide, narrow barrier component 17 across the barrier configuration 2.

### Second Embodiment

In a modification, the barrier structure 2 shown in Figure 10 can be replaced by a Schottky barrier configuration as shown in Figure 13. In this case, instead of using insulating silicon nitride layers 15, metallic layers 28 are used so as to provide a multiple configuration of Schottky diodes one overlying the other. The metal layers 28 may be formed of W or may comprise silicide films such as  $\text{CoSi}_2$ , formed between the non-doped polycrystalline film 16.

Further embodiments of memory device according to the invention will now be described in which the tunnel barrier configuration 2 consists of nanometre-scale islands distributed in a matrix of electrically insulating material. In the following examples, the nano-scale islands have a diameter of 5nm or less and are separated by nanometre scale thicknesses of electrically insulating material in the matrix, for example 3nm or less, which gives rise to the narrow, high barrier components of the tunnel barrier configuration. The charge storage node may be formed by the conductive islands, so as to be distributed throughout the barrier configuration, rather than being a separate layer 1, as previously described. Several different fabrication processes can be used to provide the resulting multiple tunnel barrier configuration, as will now be described.

### Third Embodiment

Figure 14 illustrates a schematic cross section through another embodiment of memory device in accordance with the invention. In this embodiment, the memory node 1 and the barrier structure 2 are realised by a composite of nano-scale crystals which are distributed in a surrounding  $\text{SiO}_2$  matrix. Referring to Figure 14, the substrate 3 is provided with source and drain regions 5, 6, with a path 4 between them. A gate oxide layer 29 overlies the path 4 and has a thickness of 5nm, formed by a thermal oxidation process on the substrate. Subsequently, a layer of silicon of thickness 6nm is deposited by electron beam vaporisation or by CVD, which is then subjected to rapid thermal oxidation and crystallisation. This process is described in E. H. Nicollian and R. Tsu, J. Appl. Phys. vol. 74, 1993, pp. 4020-4025, and

09332200 0723999

M.Fukuda, K. Nakagawa, S. Miyazaki, and M. Hirose, Extended abstracts of 1996 International Conference on Solid State Devices and Materials, Yokohama, 1996, pp. 175-178. This yields islands in the form of Si nano-crystals with an average diameter of 3nm configured in a layer 30 with a tunnelling oxide layer 31 of 2nm thickness  
5 overlying the layer 30. The self-capacitance of the 3nm Si crystals gives a charging energy of about 100 meV, which is enough to limit by Coulomb blockade the electron number inside each nano-crystal, at room temperature. The deposition of layer 29 followed by the rapid thermal oxidisation and crystallisation process are repeated a number of times in order to build up a sufficiently thick composite layer.  
10 In this embodiment, the process was repeated five times in order to provide a composite layer thickness of 20nm, containing five nano-crystal layers 30 within its thickness. Thereafter, a contact layer of n-type silicon 32 is formed on the top surface. It will be appreciated that the resulting gate structure can be incorporated into the memory device fabrication process previously described with reference to  
15 Figure 12. However, it will be understood that the memory node 1 is no longer provided as a separate layer but instead, the nano-crystals formed in each layer 30 provide sites for electron storage distributed in the insulating oxide layers 29, 31.

#### Fourth Embodiment

20 Figure 15 illustrates process steps for forming another embodiment of the memory device. In this embodiment, the composite of silicon nano-crystals and surrounding SiO<sub>2</sub> layers are formed by using porous Si films. Referring to Figure 15a, a porous Si film 33 of 20nm thickness is formed by an anodic oxidisation of p-type Si. The anodisation is performed in a 25% aqueous hydrofluoric acid solution, diluted by  
25 ethanol, with a DC anodic current of 10mA/cm<sup>2</sup> for five seconds. This results in the formation of a composite film containing 4 ~ 5nm nano-crystalline Si embedded in a SiO<sub>2</sub> matrix. This method is known *per se* and described in more detail in Y. Kanemitsu, et al Phys. Rev. vol. B48, 1993, p 2827.

30 Then, the porous silicon film 33 is thermally oxidised to form a gate oxide film 34 of 5 nm thickness together with a top oxide layer 35 of about 7nm thickness, as shown

in Figure 15b. This process also results in annealing, which shrinks the diameter of each of the nano-crystals in the porous Si film, as well as the thickness of the porous layer 33 itself. After the annealing process, the porous Si layer 33 becomes 14 ~ 16nm in thickness, and the average particle diameter decreases down to about 3nm. The corresponding charging energy for the nano-crystalline silicon particles is about 100 meV which, as previously explained, results in a limitation on the number of electrons which can enter the node, due to Coulomb blockade. The resulting film is referenced 36 in Figure 15b and contains approximately 3 to 4 nano-crystalline particles across its thickness thereby providing a multiple tunnel junction (MTJ) when considering electron transport vertically through the layer.

Thereafter, the top oxide layer 35 is removed and a gate 32 of polysilicon material is deposited as described previously. Using the polysilicon gate 32 as a mask, the composite film 36 and the underlying gate oxide 34 are removed by conventional etching techniques and thereafter, the source and drain regions 5, 6 are implanted in the manner previously described with reference to Figure 12. This formation method has the advantage over the method described with reference to Figure 14 in that the multiple tunnel junction is formed by a single anodisation process, reducing the number of Si deposition and oxidisation steps that are required.

20

### **Fifth Embodiment**

Composite materials of nano-crystals and the surrounding matrix can be formed in other ways, using different materials. One example is described by E. Bar-Sadeh et al in Physical Review vol. B50, No. 12, 1994, pp 8961-8964. In this method, a layer of Au particles in a  $\text{Al}_2\text{O}_3$  matrix can be used to replace the porous silicon layer shown in Figure 15. A 30nm thick composite film of Au and  $\text{Al}_2\text{O}_3$  can be formed by co-sputtering gold and aluminium onto silicon oxide layer of thickness 5nm that has been formed by thermal oxidisation of the substrate 3. The subsequent device fabrication is the same as that of the fourth embodiment. The sputtering condition for the composite film formation is chosen so as to realise a gold volume fraction of 0.4. In this condition, isolated Au particles are obtained in the composite film which

30

are of diameters of the order of 3 ~ 5nm. Therefore, the 30nm film contains 5 ~ 10 Au particles across its thickness forming a vertical MTJ. It will be appreciated that this can be used as a substitute for the porous silicon layer described with reference to Figure 15.

Composite films of other noble metals such as Ag, Pt, with some other metal oxide matrix such as SiO<sub>2</sub> or Cr<sub>2</sub>O<sub>3</sub> can be formed by this co-sputtering method.

A metal island-oxide matrix composite film can also be formed by thermal decomposition of precursor metal oxides. For example, gold oxide, which is a precursor metal oxide, can be generated by reactive sputtering of an Au-Si alloy target in an oxygen plasma, as described in L. Maya et al in J.Vac. Sci. Technol. Vol. B14, 1996, pp. 15-21.

### Sixth Embodiment

Figure 16 shows a method of forming composite nano-crystals and insulating tunnel barriers by a chemical deposition method from a colloidal solution. Referring to Figure 16a, an oxide layer 21 of thickness 5nm is formed by a thermal oxidation process on a p-type Si substrate 3. Then, a monolayer 37 of octadecyltrichlorosilane (OTS) is produced on the surface of SiO<sub>2</sub> layer 21. As described in more detail in M. J. Lercel, et al., J. Vac. Sci. Technol vol. B11, 1993, p.2823-2828. In more detail, the substrate 3 with the SiO<sub>2</sub> layer 21, was immersed in a 1mM hexadecane solution of OTS for more than 12 hours. This resulted in a spontaneous formation of the OTS monolayer 37. OTS molecules can be removed from the SiO<sub>2</sub> surface 21 by irradiation with a 60kV electron beam. In this way, window patterns in the OTS are generated on the monolayer 37 by means of conventional electron beam lithography. After formation of a window in the OTS, the substrate was immersed in a 1% aqueous solution of hydrofluoric acid for 30 seconds, rinsing out the residues of the electron-beam irradiated OTS, leaving a window 38. The edge region of the window is shown in an enlarged view, within hatched outline 39. An example of an OTS



molecule 40 is shown. It consists of an alkane chain having a siloxane bond at one end and a methyl group at the other. As shown in the enlarged area 39, the molecules 40 form a siloxane bond with the SiO<sub>2</sub> layer 21 and form densely packed covalently bonded network. The methyl group at the upper end is essentially inert and hence is highly resistive to chemical attack during substrate processing.

Subsequently, the substrate with its patterned OTS monolayer 37, is placed in a dilute (0.05%) dry toluene solution of (3-Mercaptopropyl) trimethoxysilane in a reflux condition (i.e. heated to approximately 110°C) for ten minutes. Afterwards, the substrate was placed in an oven at 105°C for 30 minutes to cure the siloxane bonds. The result is shown in Figure 16b. The procedure yields an alkane thiol monolayer 41 on the SiO<sub>2</sub> layer 21 in the region of the window 38. The structure of the individual molecules 42 which make up the alkane thiol monolayer consist of a siloxane bond at one end of an alkane chain with a mercaptan group at the other. This process is described in more detail in A. Doron, et al., Langmuir, Vol. 11, 1995, pp. 1313-1317. The OTS molecules remain unaffected outside of the window region 38. The alignment of the molecules 37, 42 can be seen more clearly from the enlarged view of the edge of the window shown within hatched outline 43. In principle, this surface modification can be carried out with other alkane thiols terminated at one end by an alkoxy silane ((CH<sub>3</sub>O)<sub>3</sub>Si-, or (C<sub>2</sub>H<sub>5</sub>O)<sub>3</sub>Si-).

The substrate is then immersed in a gold colloid solution for at least five hours at room temperature with the result that a monolayer of colloidal gold particles 44 becomes attached to the window region 38. This occurs only in the window region where the surface is terminated with mercaptan groups (-SH) because of the strong affinity of sulfur to gold. The average diameter of the gold colloid particles is 2nm.

It is well known that colloidal particles of gold can be prepared chemically, which have average diameters in the range of 2 ~ 5nm with a well defined size distribution, typically with a standard deviation of 10%. Such nano particles deposit on the

mercaptan group terminated surface forming covalent bonds between the sulfur atom on the substrate and the gold atom on the gold colloid particle surface. The particle deposition automatically stops when the layer approximates to a monolayer, because electrostatic forces due to the surface charge of the gold particles, which are provided  
5 by the ionisation of adsorbates on the gold colloid particles prevent another colloid particle from sitting on top of or very close to an already deposited particle on the surface of the substrate. For a more detailed discussion, reference is directed to our EP 96300779.4 filed on 6 February 1996. Colloidal suspensions of such particles can be purchased commercially, with predetermined mean particle sizes and diameter  
10 range distributions, from Nanoprobes Inc, 25E Loop Road Ste 124, Stony Brook NY 11790-3350 USA. The particles are supplied in an aqueous suspension. Adsorbed citrate ions give a negative charge to the Au particles.

Then, the substrate is immersed in a 5mM ethanolic solution of dithiol (namely 1, 6-  
15 hexanedithiol) after the previously described deposition of gold particles from the colloid solution. One of the two sulfur atoms in the dithiol forms Au-S bonds with the gold colloid surface, replacing the surface adsorbates of the gold particles with the dithiols, while the other end of the sulfur atom in the dithiol is oriented away from the gold surface in the form of a free mercaptan group. This arrangement is shown in  
20 Figure 16d, with the dithiol molecules being referenced 45. Consequently, the gold particle surface is converted to a mercaptan-group coated surface which is capable of receiving a further layer of gold particles.

Next, the dithiol treated surface is immersed in gold colloid solution again to deposit  
25 a further layer. This process is repeated five times in order to build up five layers of 2nm gold particles which are connected by alkane chains of dithiol. Two of the gold layers, 46, 47 are shown in the enlarged section 48 in Figure 16d. The resulting five layer gold structure is referenced 49 in Figure 16d, which has a thickness of the order of 10nm.

Thereafter, as shown in Figure 16e, the gold deposition process is repeated five more times with a gold colloid solution which contains gold particles of a larger diameter e.g. 40nm. This procedure forms a 150nm thick 40nm gold particle composite layer 50 on top of the layer 49. Because the particles that form the layer 50 are of a much larger diameter, they exhibit a negligibly small charging energy of the order 1 meV, and consequently, electron conduction through the composite layer 50 exhibits an ohmic character, unlike the smaller particles that form the layer 49, which exhibit conduction characteristics dominated by the Coulomb blockade effect. Therefore, the large particle gold composite 50 works as an ordinary metal layer and hence performs the function of a gate in the same manner as for example the polysilicon gate 22 described in the previous embodiments.

Thereafter, the gold composite layer 50 is used as a mask for dry etching the OTS layer 37 and the gate oxide layer 21 so as to permit the source and drain regions 5, 6 to be implanted in the substrate 3 by conventional ion beam techniques.

### Type 2

The general configuration of another type of memory device in accordance with the invention is shown in Figure 17. The device is similar to that shown in Figure 1 and like parts are marked with the same reference numbers. The device of Figure 17 additionally includes a control gate 51 which allows a field to be selectively applied to the barrier configuration 2 so as to alter its tunnel barrier characteristics. Thus, when a voltage is applied to terminal Y, by changing the voltage at terminal X, the field on the gate 51 can be varied and as a result, the field causes the tunnel barrier characteristics of the barrier 2 to be changed. The effect of the field applied by gate 51 can be seen from the graphs of Figure 18. The voltage on gate 51 can be used to switch the device between "on" and "off" states illustrated in Figure 18a and 18b respectively. The voltage applied to gate 51 alters the width of the blocking voltage  $V_B$ . As shown in Figure 18a, when a "on" voltage  $V_X$  is applied to gate 51, the blocking voltage is relatively small and in some circumstances does not exist. In Figure 18a, the blocking voltage  $V_B$  extends from  $-V_{CL}$  to  $+V_{CL}$  whereas for the

other "off" voltage on gate 51, the blocking region assumes its wider range extending from  $-V_{CH}$  to  $+V_{CH}$ . Thus, when the device is switched to the "on" state charge can tunnel onto the memory node 1 and be stored during the "off" state. During the "off" state, a bias voltage may be applied to the gate 51 in order to enhance  $V_{CH}$  substantially, as described in K. Nakazato and H. Ahmed in Applied Physics Letters, 5 June 1995, Vol. 66, No. 23, pp. 3170-3172. The field produced by the voltage  $V_X$  applied to the word line 51 is applied to the tunnel barrier configuration 2, so as to squeeze non-conduction region as can be seen by comparing Figure 18a with 18b.

10 The modulation of the voltage blocking range for the tunnel barrier 2 by the gate 51 will now be explained in more detail with reference to Figures 19 and 20. Figure 19 illustrates a section through the memory node 1, the tunnel barrier configuration 2 and the connection Y. The gate 51 is omitted from Figure 19 but will be described later. The tunnel barrier configuration consists of alternate layers 15, 16 of non-doped polysilicon of thickness 3-10nm and silicon nitride of thickness 1-3nm formed in the manner described previously with reference to Figure 10. The memory node 1 consists of a n-type doped polysilicon layer with thickness 5-30nm and is overlaid by a non-doped polysilicon layer 52 of 30nm thickness. A corresponding non-doped layer 53 is disposed on the other side of the barrier configuration, beneath an n-type doped polysilicon layer 54 of 30nm thickness.

As can be seen in the energy band diagram of Figure 20, the seven insulating silicon nitride layers 15 give rise to corresponding relatively narrow and relatively high barrier components 18 in a similar manner to that described with reference to Figure 11, together with a relatively wide but low barrier component 17. The effect of applying a voltage to gate 51 is to raise and lower the barrier component 17 selectively, together with the barrier components 18, which are dragged up and down accordingly.

In the write process, the voltage  $V_X$  applied to terminal X (Figure 17) is set to a write voltage  $V_W$  (0V) and as a result the height of the wide barrier component 17, which is in effect an internal electrostatic potential in the barrier configuration, is at a relatively low value of the order of 0.2V in this example. Thus, electrons can tunnel  
5 through the narrow barrier components 18 and are not impeded by the low wide barrier component 17a, so that electrons tunnel from the terminal Y onto the memory node 1.

Stored charge on the node 1 can be retained by raising the voltage  $V_X$  to a standby  
10 voltage  $V_{SB}$ , in this example -5V. This raises the overall height of the relatively wide barrier component 17 to the level 17b, which in this example is of the order 3V. The resulting increased height of the barrier component 17 inhibits charge carrier tunnelling from the memory node 1 so that information can be retained on the node for long periods of time  $\sim 10$  years.

15 In order to read information,  $V_X$  is set to a read voltage  $V_R$  which in this example is of the order of -4V. As will be explained hereinafter, this keeps the charge stored on memory node 1 but allows information to be read from the source/drain path of the device during a relatively short read cycle  $\sim 100$ ns. The barrier component 17  
20 assumes the shape 17c shown in Figure 20.

### Seventh Embodiment

A more detailed structure of an array of such devices will now be described with reference to Figure 21 which shows a rectangular array of four cells in plan view,  
25 together with Figures 22 and 23 which illustrate sections through one of the cells, along the lines A-A' and B-B' of Figure 21 respectively. Referring to Figure 22, the general structure of each memory cell is similar to that of the first type as shown in Figure 5 but with the addition of gate 51, and the same parts are marked with the same reference numbers. Referring to Figure 22, a p-type substrate 3 includes a  
30 conductive path 4 between source and drain regions 5, 6, together with an insulating

region 7 to isolate one cell from the next. The device includes a memory node 1 and an overlying barrier structure 2 formed as shown in Figure 19, with an overlying non-doped polysilicon layer 53 and a bit line formed by the n-type doped polysilicon layer 54. The bit line 54 is covered by electrically insulating CVD SiO<sub>2</sub> 55 and SiO<sub>2</sub> walls 56, as will be explained in more detail hereinafter. The side gate 51 for the cell consists of a 100nm thick layer of n-doped polysilicon which extends transversely of the bit line and overlies side edges 57 of the barrier structure 2.

Referring again to Figure 21, it can be seen that the drains 6 for adjacent memory cells in a particular row make use of a common drain region 6, which reduces the memory cell size.

Information can be written to a particular cell e.g. memory cell M<sub>11</sub> shown in Figure 21, by applying a write voltage V<sub>W</sub> to word line X<sub>1</sub> (51) and an appropriate voltage to bit line Y<sub>1</sub> (54) depending on binary code "0" or "1". This causes charge to be written on the memory node 1 of memory cell M<sub>11</sub> corresponding to binary "0" or "1" depending on the voltage of the bit line Y<sub>1</sub>. The data is not written to the other memory cells in the column because the other cells receive the standby voltage V<sub>SB</sub> on their word lines X<sub>2</sub>, etc. Thereafter, a standby voltage V<sub>SB</sub> is applied to the word line X<sub>1</sub> to retain the data on the node 1 of the cell M<sub>11</sub>. No voltage needs to be applied to the bit line. When it is desired to read the stored data from cell M<sub>11</sub>, a read voltage V<sub>R</sub>, lower than the standby voltage V<sub>SB</sub> is applied to word line X<sub>1</sub>. Peripheral circuits (not shown) sense the source/drain conductance of the cell M<sub>11</sub> by sensing the current flow between lines S<sub>1</sub> and G (lines 5, 6). Other memory cells in column are biased off by the standby voltage V<sub>SB</sub> applied to their word lines X<sub>2</sub> etc, and so these cells are not addressed by the reading of M<sub>11</sub>.

Furthermore, another method of operating the circuit can be used, similar to the usual method employed with a conventional DRAM, in which the stored

information is transferred to peripheral circuits and is then replaced by new information which is written to each memory node. This method has the advantage of permitting a wide tolerance in the design value of the voltage blocking region  $V_B$  which thereby permits significant variations in the values of  $V_{CL}$  and  $V_{CH}$  to occur from cell to cell. Binary "1" is represented by a memory node voltage  $V_H$  and binary "0" is represented by a memory node voltage  $V_L$ . The only requirement for the circuit is that  $V_{CH}$  is larger than  $V_H$  and that  $V_{CL}$  is smaller than  $V_L$ , that is  $V_{CH} > V_H > V_L > V_{CL}$  and it is not actually necessary to specify the values. This wide design tolerance makes it possible to integrate a large number of memory cells in a chip.

The details of this method of operation will now be described with reference to Figures 24 to 26. Figure 24 illustrates schematically the circuit diagram of the memory cell array, corresponding to Figure 21 and additionally showing the peripheral circuits which are incorporated on the same semiconductor substrate 3 as the memory cell array. Each memory cell  $M_{11} - M_{mn}$  corresponds to a memory device of the second type, as previously described, although the circuit is represented by an equivalent circuit consisting of two transistors  $Q_R$  and  $Q_W$ . The memory node 1 is represented by N. The configuration is shown for memory cell  $M_{11}$  in Figure 24. The chip includes a column decoder and driver 58, a row decoder and driver 59, an on-chip voltage converter VC which produces a number of control voltages described in more detail hereinafter, from an external voltage supply  $V_{CC}$ , which in this example is a 5V supply. Each column of memory cell arrays has an associated precharge circuit 60 (PC) and a read/re-write circuit 61 (RWC). PC 60 and RWC 61 are shown in detail for the column  $n = 1$  of the memory cell array and the corresponding circuits for column n are shown in hatched outline.

A data input/output circuit 62 receives data from an external source and transmits data out from the memory array in a manner to be described in more detail hereinafter.

The nomenclature of the various signals, lines and components used in Figures 24, 25 and 26 is summarised in the following table:

TABLE

Item	Name
$M_{11} \sim M_{mn}$	memory cells
m	memory cell array row
n	memory cell array column
$S_1 \sim S_n$	sense lines
$Y_1 \sim Y_n$	data input lines
$X_1 \sim X_m$	word lines
$\phi_{y1} \sim \phi_{yn}$	column selection signals
I/O	common data input/output
PC	precharge circuit
$\phi_p$	precharge signal
RWC	read/write circuit
$\phi_{rw}$	read/write signal
$a_{xi}$	row address signals
$a_{yj}$	column address signals
CE	chip enable signal
$D_{in}$	data input
$D_{out}$	data output
WE	write enable signal
VC	on-chip voltage converter
$V_R$	read power supply voltage
$V_W$	write power supply voltage
$V_P$	precharge power supply voltage
$V_{SB}$ voltage	standby power supply
$V_{CC}$	externally applied voltage
IOC	data input/output circuit



A data reading operation will now be described with reference to Figure 25. When the chip enable signal CE is at the voltage of  $V_{CC}$ , hereinafter denoted as "high", the chip is inactive. In this condition, precharge signal  $\phi_p$  is "high", and  $S_1 \dots S_n$ ,  $Y_1 \dots Y_n$ , and I/O are precharged to a voltage  $V_p$  because the transistors of PC 60 are in an "on" state. When CE is changed from "high" to zero voltage (hereinafter denoted as "low"), the chips become active. Then  $\phi_p$  becomes "low" to turn the transistors of PC 60 "off". Then the voltages of lines  $S_1 \dots S_n$ ,  $Y_1 \dots Y_n$ , float, keeping the voltage value  $V_p$ . A word line is selected by applying row address signals ( $a_{xi}$ ) to the row driver 59. When a read voltage  $V_R$  is applied on  $X_1$ , the information from a first row of memory cells  $M_{11} \dots M_{1n}$  is read, and the output signals appear on the corresponding sense lines,  $S_1 \dots S_n$ . Considering, as an example, memory cell  $M_{11}$ , when the voltage on the memory node N is  $V_p$ , the transistor  $Q_R$  is in an "on" state, and the corresponding sense line,  $S_1$ , is discharged to 0V. Alternatively, when the voltage on the memory node is 0V,  $S_1$  is kept to  $V_p$  because the transistor  $Q_R$  is in an "off" state. After the voltage on  $S_1$  has settled to 0V or  $V_p$ , the read/write signal  $\phi_{rw}$  becomes "high", and the information of  $S_1$  is transferred to  $Y_1$  through RWC 61. That is, when  $S_1$  is 0V,  $Y_1$  is kept to  $V_p$  because  $Q_D$  is in its "off" state. However, when  $S_1$  is  $V_p$ ,  $Y_1$  is discharged to 0V because both transistors  $Q_D$  and  $Q_T$  are in an "on" state. Then  $\phi_{y1}$  becomes high selectively in response to applied column address signals ( $a_{yj}$ ), so that  $Q_{Y1}$  is turned "on". Thus, the voltage change of  $Y_1$  is transferred to data output  $D_{out}$  through input/output line I/O and the IOC 62. After  $Y_1$  has settled to 0V or  $V_p$ , the voltage on word line  $X_1$  is changed to write voltage  $V_W$ , so that the transistor  $Q_W$  is turned "on" and the voltage of  $Y_1$  is restored to the memory node N. In this way, even if there are any disturbances to the memory node voltage during the read operation, the information is refreshed to 0V or  $V_p$ . The read and re-write operations are also performed on the other cells in the same row,  $M_{12} \dots M_{1n}$ , but the read-out information is not transferred to I/O

line, as in the case of cell  $M_{11}$ . When the read and re-write operations finish, CE becomes high,  $X_1$  is set to standby voltage  $V_{SB}$  and then  $\phi_p$  becomes high.

Next, the write operation is explained. As an example, the write operation for the memory cell  $M_{11}$  is shown in Figure 26. By the same operation as described in the read operation, the stored information on  $M_{11}$  is transferred to  $S_1$  and  $Y_1$ . Then a voltage corresponding to input data  $D_{in}$  is applied on the I/O, and the read information on  $Y_1$  is replaced by this voltage. This is then stored on the memory node N by applying the write voltage  $V_W$  on the word line  $X_1$ . The other cells in the same row,  $M_{12} \dots M_{1n}$ , can be refreshed during the same operation. It will be understood that this process is repeated sequentially, row by row in order to write data to all the cells of the memory array.

An example of method of fabricating a memory cell according to the embodiment of shown in Figures 21 to 23 will now be described with reference to Figure 27.

Referring to Figure 27a, the 10 $\Omega$ cm p-type silicon substrate wafer 3 is thermally oxidised to form the 5nm thickness  $SiO_2$  layer 21. Then a 10nm thick n-type doped silicon film 1, which forms the memory node, is deposited on the layer 21. This is overlaid by a 30nm thick non-doped silicon film 52. The surface of the film 52 is converted to a 1nm thickness silicon nitride layer in  $NH_3$  ambient at a temperature of 700°C in order to form the first of the layers 15, shown in Figure 19. The thickness of the silicon nitride layer can be controlled by controlling the growth temperature, from 2.5nm at 1000°C to 1nm at 700°C. Then a non-doped silicon layer 16 is deposited and nitrided to form another 1nm thickness silicon nitride layer 15. This process is repeated six times sequentially forming the multiple tunnel junction 2, comprising seven sets of overlaid layers 15, 16 shown in more detail in Figure 19. Then, a 30nm thickness non-doped silicon film 53 is deposited, which in turn is overlaid by a 20nm  $Si_3N_4$  film 63 that is deposited for masking purposes, and is patterned by lithography and dry etching in an atmosphere of  $CHF_3$  and argon gas.

The silicon and silicon nitride layers 53, 15, 16, 52 and 1 are then etched out by using a dry etching method well known *per se*.

Referring to Figure 27b, the surface of the wafer is oxidised to form a 30nm thickness SiO<sub>2</sub> 64, with side edges 64a on the vertical sides of the barrier configuration 2 using the Si<sub>3</sub>N<sub>4</sub> film 63 as a mask. Arsenic ions are implanted to form the source and drain regions 5, 6.

Then, as shown in Figure 27c, the Si<sub>3</sub>N<sub>4</sub> film 63 is removed and the 30nm thickness n-type doped silicon film 54 is deposited, followed by a 50nm thickness SiO<sub>2</sub> film 55, by a conventional CVD process. Then, the layer 55 is patterned by conventional lithography and dry etching methods. The width of the bit line, i.e. the width of line Y<sub>1</sub> (54) shown in Figure 21, is selected to be 60nm, which provides good controllability of the internal electrostatic potential of the device. The thickness of the various layers in the bit line Y<sub>1</sub> can be selected in dependence upon the size of the memory cell array. The layers should be made thicker for wider bit lines. Using resist and the SiO<sub>2</sub> film 55 as a mask, the layers 54 and 55 are selectively etched in an atmosphere of Cl<sub>2</sub> gas until the first silicon nitride layer of the tunnel barrier configuration 2 is exposed.

Referring to Figure 27d, a 30nm thickness CVD SiO<sub>2</sub> layer is deposited and dry etched in an atmosphere of CHF<sub>3</sub> and argon gas in order to provide side walls 56.

Referring to Figure 27e, the polycrystalline silicon layer 51 is thereafter deposited and patterned by conventional lithography and dry etching methods, in order to define the word line.

The n-type and p-type MOS transistors that are used in the peripheral circuits 60, 61 etc shown in Figure 24 can be fabricated in the same substrate 3 by conventional methods. The source and drain regions for the n-type MOS transistors can be formed

at the same time as the fabrication of the source and drains 5, 6 of the memory cells  $M_{mn}$ , as described with reference to Figure 27b.

In this embodiment, it is necessary to apply a standby voltage  $V_{SB}$  of -5V on the word lines in order to maintain the stored information on the individual memory nodes 1. This can be achieved when the device is switched off, by using an external battery or capacitor. Because no significant current is drawn, except a negligibly small leakage current, effectively non-volatile characteristics can be obtained. In a modification described later, the use of an external battery or capacitor is avoided by shifting all of the voltages upwardly by +5V. In this case, the standby voltage becomes 0V and thus an external battery is not needed.

#### **Eighth Embodiment**

One method to shift the standby voltage is shown in Figure 28, where p-type doped region 65 is formed under the contact regions of word lines. The configuration can be considered as a modification of that shown in Figure 22. The p-type doped region 65 is formed by ion implantation of boron ions using  $SiO_2$  55-56 as a mask after the process step shown in Figure 27(d). The voltage on word line is shifted by around 1V at room temperature. In this structure there is another advantage that the internal electrostatic potential, hence conduction energy band edge, can be controlled more effectively. Due to the effects of lateral spreading of implanted boron ions and the resulting built-in potential of the formed implant p-i junction, the effective bit line width can be much smaller than the real bit line width, so that even  $1\mu m$  bit line width is enough to realise the present memory device, instead of  $0.06\mu m$  bit line width in the seventh embodiment. In this structure,  $V_{SB} = -4V$ ,  $V_R = -3V$ , and  $V_W = 1V$ .

#### **Ninth Embodiment**

Furthermore, a thin p-type doped layer 66 can be formed inside the barrier structure as shown in Figure 29, resulting in even a larger built-in potential. The configuration

of Figure 29 can be considered as a modification of that shown in Figure 28. Such p-type layer 66 can be formed easily by depositing p-type silicon film or implanting boron ions at the intermediate stage forming barrier structure because it is formed by repeated deposition method. To reduce diffusion of boron, the p-type doped layer  
5 66 is sandwiched by thin tunnel barriers 15 in Figure 19. In this case the word line voltage directly controls the internal electrostatic potential, hence conduction energy band edge. This reduces the voltage difference on the word line between stand-by and write cycles. In this structure,  $V_{SB} = -2V$ ,  $V_R = -1V$ , and  $V_W = 1V$ .

#### 10 Tenth Embodiment

In this embodiment, a thicker tunnel barrier, of the order of 5nm is used, as shown in Figure 30. The configuration of Figure 30 can be considered as a modification of that shown in Figure 19 and the barrier structure can be incorporated into the device described with reference to Figures 21 to 23. The memory node 1 in Figure 30 is  
15 overlaid by the non-doped polysilicon layer 52 of 30nm thickness, which itself is overlaid by a single barrier layer 67 of 5nm thickness, formed of  $Si_3N_4$  material. The  $Si_3N_4$  film can be formed by plasma nitridation at a temperature of 550°C and at a power level of 300-500W. This is overlaid by a non-doped Si layer 53 of 30nm thickness and a n-type doped Si layer 54 of 30nm thickness, described previously with  
20 reference to Figure 19. The resulting conduction energy band diagram for the barrier structure is shown in Figure 31 and consists of a relatively wide barrier component 17 of relatively low barrier height together with a relatively narrow barrier component 18, produced by the layer 67, of relatively high barrier height. In this example, the barrier height is of the order of 2 volts, produced by the 5nm thick layer of insulating  
25  $Si_3N_4$ . During a write operation, the write voltage is applied to the side gate 51 (not shown) in Figure 30. In this example, the write voltage  $V_W = 5V$  lowers the barrier configuration in a transient state such that the relatively wide barrier component assumes the configuration 17a shown in Figure 31. For reading data, the voltage  $V_R = 1V$  is applied to the gate 51 so that the barrier assumes configuration 17b. In  
30 this arrangement, data can be read from the memory device. To store information, a

standby voltage  $V_{SB} = 0V$  is used such that the configuration 17c positively blocks leakage of charge from the memory node 1 with 0V applied to the word line X.

### Type 3

#### Eleventh Embodiment

Another type of memory device in accordance with the invention is shown schematically in Figure 32. The device is generally similar to the embodiment described with reference to Figures 4 and 5 and like parts are marked with the same reference numbers. In the embodiment of Figure 32, the barrier structure consists of an array of lateral dots 68. The dots can be fabricated by a number of different ways such as an ionised beam deposition method as described in W. Chen, H. Ahmed and K. Nakazato, Applied Physics Letters, 12 June 1995, Vol. 66, No. 24, pp. 3383-3384 or by single atom lithography as described by H. Ahmed, Third International Symposium on New Phenomena in Mesoscopic Structures, December 1995.

Furthermore, the lateral dots 68 could be replaced by grains in a polycrystalline silicon film for example as described by Yano et al *supra*, by nano-crystals as described by the method in the present third, fourth and fifth embodiments, and by colloidal particles as described by the method in the present sixth embodiment.

Many variations and modifications fall within the scope of the present invention. For example, the various regions of n-type and p-type material could be exchanged with one another to produce devices with complementary conduction characteristics to those described hereinbefore. Also, the thickness of the different layers that make up the described examples of layered tunnel barrier junctions may be altered from the specific examples given hereinbefore. Also, different insulating materials could be used. For example silicon oxide could be used instead of silicon nitride as a tunnel barrier. Furthermore, other semiconductor fabrication systems could be used, with a different basic substrate, such as silicon on insulator, SiGe, Ge, GaAs and others well known to those in the art. Also, the various different embodiments of barrier structure and the modifications thereof described for use in the first type of memory device according to the invention, can be used in embodiments of the second type

[illegible]

## WHAT IS CLAIMED IS:

1. A memory device comprising a lamination structure including an insulating film and a semiconductor film, the lamination structure being disposed between an electrode structure and a charge storing node, the lamination structure having an energy band profile that is changeable between a first configuration in which a barrier height of the energy band profile is high and a second configuration in which the barrier height of the energy band profile is low, an electric current flowing between the electrode structure and the charge storing node in the second configuration.
2. A memory device according to claim 1, wherein the memory device has a control electrode, the energy band profile being changed between the first and the second configuration in response to a voltage supplied to the control electrode.
3. A memory device comprising:
  - a path for charge carriers;
  - a charge storing node to produce a field which alters a conductivity of the path;
  - and
  - a lamination structure including an insulating film and a semiconductor film, the lamination structure being disposed between an electrode structure and the charge storing node,the lamination structure having an energy band profile that is changeable between a first configuration in which a barrier height of the energy band profile is high and a second configuration in which the barrier height of the energy band profile is low, an electric current flowing between the electrode structure and the charge storing node in the second configuration.
4. A memory device according to claim 3, wherein the memory device has a control electrode, the energy band profile being changed between the first configuration and the second configuration in response to a voltage supplied to the control electrode.
5. A memory device comprising:



a charge storing node to produce a field which alters a conductivity of the

a lamination structure including an insulating film and a semiconductor film,  
the lamination structure being disposed between electrode structure and the  
charge storing node,

6. A memory device according to claim 5 wherein the memory device has a control electrode, the energy band profile being changed between the first configuration and the second configuration in response to a voltage supplied to the control electrode.

8. A memory device according to claim 7 wherein the lamination structure further includes another film of silicon nitride, the silicon material being disposed between the silicon film and the other silicon nitride film.

10. A memory device according to claim 7 wherein the silicon material comprises polysilicon.

11. A memory device according to claim 8 wherein the silicon material comprises polysilicon.

12. A memory device according to claim 9 wherein the silicon material comprises polysilicon.

13. An electron device comprising a lamination structure including an insulating film and an electrically conductive film, the lamination structure being disposed between a first terminal and a second terminal,  
the lamination structure being changeable between a first configuration in which a barrier height of an energy band profile of the lamination structure is high and a second configuration in which a barrier height of an energy band profile of the lamination structure is low, an electric current flowing between the first terminal and the second terminal in the second configuration.

14. An electron device according to claim 13 wherein the memory device has a control electrode, the configurations being changed between the first configuration and the second configuration in response to a voltage applied to the control electrode.

15. A memory device comprising:  
a charge storage node,  
an electrode structure, and  
a barrier structure between the electrode structure and the charge storage node, the barrier structure providing a variable internal electrostatic barrier potential configurable by an external bias to provide selectively a relatively low barrier height for which charge carriers can pass between the electrode structure and the charge storage node, and a relatively high barrier height to store charge carriers on the charge storage node.

16. A memory device according to claim 15 wherein the barrier structure includes a region of barrier material providing a barrier component which is narrower and higher than that provided by the internal electrostatic barrier potential.

17. A memory device according to claim 16 wherein the height of said barrier component is raised and lowered in response to raising and lowering of the height of the barrier provided by the variable internal electrostatic barrier potential.

18. A memory device according to claim 16 wherein the region of barrier material is formed of a material selected from the group consisting of silicon dioxide and silicon nitride.

19. A memory device according to claim 16 including a further said region of barrier material providing a barrier component which is narrower and higher than that provided by the internal electrostatic barrier potential.

20. A memory device according to claim 1 including a gate to receive said external bias to configure the barrier between said high and low barrier heights.

21. A memory device comprising:  
 a substrate;  
 an array of memory cells configured on the substrate; and  
 a plurality of word lines and data lines extending between the cells, the word lines being operable to receive cell selection signals;  
 each of the memory cells comprising a charge storage node, an electrode forming part of one of the data lines, and a barrier structure between the electrode and the charge storage node, the barrier structure providing a variable internal electrostatic barrier potential configurable selectively in response to an external bias provided by a selection signal applied to one of the word lines to provide a relatively low barrier height for which charge carriers can pass between the electrode structure and the charge storage node, and a relatively high barrier height to store charge carriers on the charge storage node.

22. A memory device according to claim 21 wherein each of the memory cells includes a source-drain path with a conductivity which is altered as a function of the charge stored on the charge storage node, and the device further including a

plurality of sense lines coupled to the source drain paths of the cells, and refreshing circuitry responsive to the sense lines to refresh data on the data lines.

66820" 00223660

## Memory Device

A memory device includes a memory node (1) to which charge is written through a tunnel barrier configuration (2) from a control electrode (9). The stored charge effects the conductivity of a source/drain path (4) and data is read by monitoring the conductivity of the path. The charge barrier configuration comprises a multiple tunnel barrier configuration, which may comprise alternating layers (16) of polysilicon of 3nm thickness and layers (15) of Si<sub>3</sub>N<sub>4</sub> of 1nm thickness, overlying polycrystalline layer of silicon (1) which forms the memory node. Alternative barrier configurations (2) are described, including a Schottky barrier configuration, and conductive nanometre scale conductive islands (30, 36, 44), which act as the memory node, distributed in an electrically insulating matrix.




FIG. 1






FIG. 2






FIG. 5




FIG. 6




FIG. 7








FIG. 9




FIG. 10




FIG. 11A




FIG. 11B



FIG. 12D




FIG. 12E





FIG. 12F



668220 00229550




FIG. 13




FIG. 14

00229460




FIG. 15A




FIG. 15B




FIG. 15C




FIG. 15D




FIG. 16A





FIG. 16B








FIG. 16E




FIG. 16F




FIG. 17




FIG. 18A




FIG. 18B




FIG. 19




FIG. 20




FIG.21




FIG. 22




FIG. 23






FIG. 24



READ OPERATION

FIG.25



WRITE OPERATION

FIG.26



FIG. 27A




FIG. 27B




FIG. 27C




FIG. 27D





FIG. 27E






FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32

# Declaration and Power of Attorney

31960 3750

As a below named inventor, I hereby declare that:  
My residence, post office address and citizenship are as stated below next to my name,  
I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention

1 entitled: MEMORY DEVICE  
the specification of which  
2 (check at least one) ☐ is attached hereto.  
3 ☐ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_  
4 and was amended on \_\_\_\_\_  
(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date earlier than that of the application on which priority is claimed:

Prior Foreign Application(s)	Country	Filing Date	Priority Claimed
5 <u>96308283.9</u> (Number)	<u>EPC</u> (Country)	<u>15 November 1996</u> (Day/Month/Year Filed)	<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<input type="checkbox"/> Yes <input type="checkbox"/> No
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<input type="checkbox"/> Yes <input type="checkbox"/> No

TO BE USED ONLY FOR  
CONTINUING APPLICATION

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	Status (patented, pending, abandoned)
_____ (Application Serial No.)	_____ (Filing Date)	_____ Status (patented, pending, abandoned)

I hereby appoint the following as my attorneys of record with full power of substitution and revocation to prosecute this application and to transact all business in the Patent and Trademark Office:

Edward W. Greason Frank V. Pietrantonio Robert D. Anderson  
(Reg. No. 18,918) (Reg. No. 32,289) (Reg. No. 33,826)

ALL CORRESPONDENCE IN CONNECTION WITH THIS APPLICATION SHOULD BE SENT TO









Edward W. Greason  
KENYON & KENYON  
One Broadway  
New York, New York 10004

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

\*7 Typewritten Full Name of Sole or First Inventor KAZUO NAKAZATO  
Given Name Middle Initial Family Name  
\*8 Inventor's Signature Kazu Nakazato  
\*9 Date of Signature December 8 1997  
Month Day Year  
\*10 Residence CAMBRIDGE ENGLAND  
City State or Province Country  
\*11 Citizenship Japanese  
\*12 Post Office Address 287A Hills Road, Cambridge, CB2 2RP  
(Insert complete mailing address, including country) England





\*Note to Inventor: Please sign name on line 8 exactly as it appears in line 7 and insert the actual date of signing on line 9

PAGE 2 OF U.S.A. DECLARATION FORM  
(Discard this page in a sole inventor application)

*7	Typewritten Full Name of Second Joint Inventor (if any)	_____ KIYOO	_____ ITO	_____ H	_____ H
		Given Name	Middle Initial	Family Name	
*8	Inventor's Signature				
*9	Date of Signature				
		_____ January	_____ November	_____ 14	_____ 1997
		Month		Day	Year
10	Residence	TOKYO,		JAPAN	
		City	State or Province	Country	
11	Citizenship	Japanese			
12	Post Office Address (Insert complete mailing address, including country)	{ 2-17-6 Gakuen-cho, Higashi-Kurume, Tokyo 203 Japan			
*7	Typewritten Full Name of Third Joint Inventor (if any)	_____ HIROSHI	_____ MIZUTA	_____ H	_____ M
		Given Name	Middle Initial	Family Name	
*8	Inventor's Signature				
*9	Date of Signature				
		_____ X	_____ December	_____ X	_____ 5
		Month		Day	Year
10	Residence	TOKYO		JAPAN	
		City	State or Province	Country	
11	Citizenship	Japanese			
12	Post Office Address (Insert complete mailing address, including country)	{ 5-57-8 Kokuryo-cho, Chofu, Tokyo 182, Japan			
*7	Typewritten Full Name of Fourth Joint Inventor (if any)	_____ TOSHIHIKO	_____ SATO	_____ H	_____ S
		Given Name	Middle Initial	Family Name	
*8	Inventor's Signature				
*9	Date of Signature				
		_____ November	_____ 14	_____ 1997	
		Month	Day	Year	
10	Residence	CAMBRIDGE		ENGLAND	
		City	State or Province	Country	
11	Citizenship	Japanese			
12	Post Office Address (Insert complete mailing address, including country)	{ 1 George Nuttall Close, Cambridge, CB4 1YE, England			
*7	Typewritten Full Name of Fifth Joint Inventor (if any)	_____ TOSHIKAZU	_____ SHIMADA	_____ H	_____ S
		Given Name	Middle Initial	Family Name	
*8	Inventor's Signature				
*9	Date of Signature				
		_____ November	_____ 17	_____ 1997	
		Month	Day	Year	
10	Residence	TOKYO		JAPAN	
		City	State or Province	Country	
11	Citizenship	Japanese			
12	Post Office Address (Insert complete mailing address, including country)	{ 4-3-32 Nishi-Koigakubo, Kokubunji, Tokyo 185 Japan			

\*Note to Inventors: Please sign name on line 8 exactly as it appears in line 7 and insert the actual date of signing on line 9.

PAGE 2 OF U.S.A. DECLARATION FORM  
(Discard this page in a sole inventor application)

		HAROON		AHMED	
*7	Typewritten Full Name of Second Joint Inventor (if any)	Given Name	Middle Initial	Family Name	
*8	Inventor's Signature				
*9	Date of Signature	December Month		8th Day	1997 Year
10	Residence	CAMBRIDGE City	ENGLAND State or Province		ENGLAND Country
11	Citizenship	British			
12	Post Office Address (Insert complete mailing address, including country)	28 Millington Road, Cambridge, CB3 9HP England			
		Given Name		Middle Initial	Family Name
*7	Typewritten Full Name of Third Joint Inventor (if any)				
*8	Inventor's Signature				
*9	Date of Signature	Month		Day	Year
10	Residence	City	State or Province		Country
11	Citizenship				
12	Post Office Address (Insert complete mailing address, including country)				
		Given Name		Middle Initial	Family Name
*7	Typewritten Full Name of Fourth Joint Inventor (if any)				
*8	Inventor's Signature				
*9	Date of Signature	Month		Day	Year
10	Residence	City	State or Province		Country
11	Citizenship				
12	Post Office Address (Insert complete mailing address, including country)				
		Given Name		Middle Initial	Family Name
*7	Typewritten Full Name of Fifth Joint Inventor (if any)				
*8	Inventor's Signature				
*9	Date of Signature	Month		Day	Year
10	Residence	City	State or Province		Country
11	Citizenship				
12	Post Office Address (Insert complete mailing address, including country)				

\*Note to Inventors: Please sign name on line 8 exactly as it appears in line 7 and insert the actual date of signing on line 9.